610 161 3.3V I/F 190  $\overline{\otimes}$ 100 160 DRAM DRAM -500 ADC 5V I/F (PCMCLA) FIG. 1 TESTER 200 CPU 130 SRAM SRAM USER LOGIC (FPGA ARRANGEMENT) **USER LOGIC** 3.3V I/F 150

FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12





FIG. 13



## FIG. 14




FIG. 15

HLA1 > HAL2 SSL 4 2 VLA2 15 oPA A 610 -CDM FILTER CIRCUIT M M M M M M 13 14 15 16 17 18 ≥დ Σ Σ 4 Σ 5 SW2 SW2 R2 R2 ACR VAC1 M M 7 7 ₹ 상 SW1 o-W. ₩ 16 VLA1 S

> HAL2 9 VLA2 15 SW2 | 3K2 | 5K2 | ACR 620 CDM FIG. 16 გი ე<u>დ</u> ≥∞ M M M 7 8 9 10 11 1 M M M M M 13 14 15 16 17 d C C ∑ π ∑ 4 ACR VAC2 SW1 Σα Σ≷ 16 VLA1 S

FIG. 17




FIG. 18




FIG. 19





FIG. 20






FIG. 22 -- RT ADP DECODER SSL FTL-HLA ₩ қс SSL AMPLIFIER SENSE 211 (212) 222(221)

FIG. 23 -RT ADP DECODER SSL FTL-HLA ĶC SENSE AMPLIFIER 211(212) 222(221)

FIG. 24




FIG. 25




FIG. 26

